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[571 ABSTRACT 
An improved subranging or comparator circuit is provided 
for an analog-to-digital converter. As a subranging circuit, 
the circuit produces a residual signal representing the dif- 
ference between an analog input signal and an analog of a 
digital representation. This is achieved by subdividing the 
digital representation into two or more parts and subtracting 
from the analog input signal analogs of each of the indi- 
vidual digital portions. 
In another aspect of the present invention, the subranging 
circuit comprises two sets of differential input pairs in which 
the transconductance of one differential input pair is scaled 
relative to the transconductance of the other differential 
input pair. As a consequence, the same resistor string may be 
used for two different digital-to-analog converters of the 
subranging circuit. 
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ANALOG CURRENT MODE 
ANALOGmIGITAL CONVERTER 
This invention was made with support under NASA 
Grant No. NAG 2-360 and NSF Grant No. MIP 9014127. 
Accordingly, the U.S. Government may have certain rights 
in the invention. 
BACKGROUND OF THE INVENTION 
1. Field of the Invention 
The present invention relates to comparators, analog-to- 
digital converters, and digital-to-analog converters, and 
more particularly, to such circuits implemented in integrated 
circuits. 
2. Description of Related Art 
One type of analog-to-digital converter converts an ana- 
log input signal to a digital representation in such a manner 
that each bit of the digital representation is generated 
substantially at the same time as the other bits. As a 
consequence, these converters, often referred to as “flash” 
converters, can convert an analog signal to a digital repre- 
sentation very quickly, typically in one clock cycle in 
synchronous circuits. One type of flash converter performs 
the conversion by comparing the analog input signal to each 
of a plurality of reference voltages and providing a digital 
output in accordance with the reference voltage which most 
closely matches the analog input signal. The reference 
voltages are typically provided by a string of resistors and 
the comparison is performed by a bank of comparators. 
Many flash converters can require as many as Z N  resistors 
and 2’”-1 comparators for N bits of resolution. Because the 
required number of resistors and comparators and the input 
capacitance of the A/D converter can grow exponentially for 
each desired bit of resolution, flash converters have often not 
been practical for analog-to-digital converters having a 
relatively high degree of resolution (on the order of 10 bits 
or more). 
To reduce the complexity of high resolution converters, 
many converters generate the digital output one bit at a time, 
starting with the most significant bit. The analog value of the 
first bit is subtracted from the input signal being sampled to 
produce an analog residue signal. Then, as each subsequent 
bit is generated, the analog value of the bit is subtracted from 
the residue. These converters, often referred to as “succes- 
sive-approximation converters,” can require at least one 
clock cycle for each bit of resolution and are therefore 
generally much slower than flash converters. 
A third converter architecture, usually referred to as a 
“multi-step converter”, combines the approaches of both the 
flash converter and the successive-approximation converter. 
The multi-step converter employs a flash converter to pro- 
duce a first subset of bits which conventionally are the more 
significant bits of the complete digital representation. These 
bits, which provide a coarse approximation of the complete 
digital representation, are then converted by a digital-to- 
analog converter back to an analog signal which is sub- 
tracted from the analog input signal. The resultant residue 
signal is then converted in a second step to a second subset 
of digital bits which represent the less significant or fine 
resolution bits. The complete digital representation of the 
analog input signal may then be obtained by combining the 
coarse bits obtained in the first step with the fine bits 
obtained in the second step. Such an arrangement has the 
advantage of substantially reducing the overall size of the 
converter as compared to a single step flash implementation 
yet is substantially faster than a typical successive-approxi- 
mation converter. 
The process by which the analog equivalent of previously 
generated digital bits is subtracted from an analog input 
signal is referred to as “subranging”. There are generally two 
techniques by which subranging is performed. In the direct 
approach, the bits are converted to an analog voltage signal 
by a digital-to-analog converter. The analog voltage signal is 
then subtracted from the analog input signal to produce a 
residue signal for subsequent conversion. Alternatively, the 
subtraction is performed indirectly by subtracting an electric 
charge corresponding to the digital bits from an electric 
charge corresponding to the input signal. Charge balancing 
structures typically utilize the indirect technique. 
The digital-to-analog converter of a direct type subrang- 
ing stage may be implemented, in a variety of different 
circuits. One approach is to use a single resistor string which 
provides a series of incremental voltages. Switches are 
operated in response to the digital input to couple the 
20 appropriate voltage to the output of the digital-to-analog 
converter. If the digital-to-analog converter is required to 
convert a digital representation having a large number of 
bits, the converter can require a very large number of 
switches together with a complex logic circuit to provide 
Another approach to implement a digital-to-analog con- 
verter in a direct type subranging stage, is to use a “current- 
mode” digital-to-analog converter. In response to a digital 
word the current mode DAC switches on an appropriate 
30 number of current cells. The sum of these currents can be 
applied across a resistor to create an analog voltage. By 
applying the analog input signal to the noninverting input of 
an amplifier and the analog voltage across the resistor (i.e., 
the output of the current-mode DAC) to the inverting input 
35 of the same amplifier, an amplified residue voltage will be 
created at the output of amplifier. This method requires both 
a large amount of area as well as power for the higher 
resolutions. The power requirements can be reduced by 
increasing the value of the resistor and reducing current of 
40 unit cell but such an increase can slow down the DAC. 
An indirect type digital to analog converter for a subrang- 
ing stage may use, in combination with a resistor string, a 
capacitor array. This technique can reduce the required 
number of switches but usually requires in addition to the 
Yet another analog-to-digital converter, known as a “cur- 
rent-mode’’ converter, typically transforms the analog input 
signal to an input current using a linear transconductance 
stage. Each bit of the digital representation to be converted 
is similarly transformed into separate currents which are 
subtracted from the input current at a summing junction. In 
high resolution applications, current-mode digital-to-analog 
converters generally require a large chip area and power for 
a large number of current source cells. In addition, highly 
linear transconductance stages are often difficult to achieve, 
particularly for wide ranges of input signals. 
To reduce the size of the subranging stage of the converter 
circuit, the digital-to-analog conversion can itself be per- 
60 formed in separate stages. However, because each succeed- 
ing stage must typically await the results of the conversion 
process of the prior stage, the overall speed of the converter 
circuit is often substantially reduced as a consequence. 
A pipeline converter has several stages in which each 
65 stage can provide one or more bits of every sample of the 
input signal. The term “pipeline” refers to the fact that every 
sample passes through all stages and specific bits of each 
5 
15 
25 appropriate clock signals. 
45 capacitor array, a charge balancing amplifier. 
5o 
55 
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sample are provided by a specific stage. Furthermore, while 
one stage is processing a sample of the input signal the next 
sample is processing the previous sample and so on. Thus, 
all stages are providing bits at the same time but for different 
samples of the input signal. Although most existing pipeline 5 
analog-to-digital converters deliver the residue of each 
proposed converter (G. C. T ~ ~ ~ ~ ,  “High Accuracy 
Converter Configuration, ” Electronic Letters, Vol. 21, No. 
intact from one stage to the other. This latter converter has 
the advantage that it does not distort the samples due to 
imperfections of subranging stages. Nonetheless, creation of 
reference levels at latter stages for this pipeline architecture 
can be quite complex. 
pair of differential input transistors is an analog current 
signal which is a function of the difference between the 
analog input voltage signal and the analog of the most 
significant bit portion. The circuit further comprises a Set- 
ond Pair of differential input transistors having one input 
coupled to a reference voltage and a second input coupled to 
converts the least significant bits of the digital representa- 
tion. The Output Of the second pair Of input 
transistors is a second analog current signal which is a 
pairs of differential input transistors are combined at a 
summing junction in such a manner that the second analog 
current signal is subtracted from the first analog Current 
signal to provide the aforementioned residue signal. ln the 
l5 illustrated embodiment, the summing junction is the input of 
a transimpedance stage, which provides low impedance 
input nodes. If the output of the transimpedance stage is 
provided to a latch, the circuit will function as a comparator 
sample from one stage to the other after subranging, one the output of a second digital-to-analog converter which 
17, pages 762-7631 1985) the 
lo function of the least significant bits. The outputs of the two 
SUMMARY OF THE INVENTION 
It is an object of the present invention to provide an which compares the analog input simal to an Of the 
20 digital input signal. improved converter circuit, obviating, for practical pur- 
poses, the above-mentioned limitations, particularly in a 
manner a relatively uncomplicated electronic 
arrangement. 
In another aspect of the invention, each of the aforemen- 
tioned input transistor pairs has a single transistor current 
source having a matching channel length. Such an arrange- 
ment has been found to significantly reduce variation in 
These and Other Objects and advantages are achieved by7 25 transconductance as a function of common mode voltage. As 
a consequence, the transconductance of the two differential 
input pairs remain unaffected by differences in 
their respective CO-On mode voltages. 
in accordance with One embodiment of the present inven- 
tion, a subranging circuit for an analog-to-digital converter, 
which produces a residue signal representing the difference 
representation, by subdividing the digital representation into 3o comparator circuit, the transconductance g, of one pair of 
two or more parts. The subranging circuit subtracts from the differential input transistors is scaled relative to the 
analog input Signal, analogs of each ofthe individual digital transconductance of the other pair. As a consequence, the 
portions. As explained in greater detail in the discussion to same resistor string can be used for both digital-to-analog 
follow, such an arrangement can significantly reduce the converter circuits and need have no more resistors than that 
complexity of the subranging circuit so as make more 35 required by the digital-to-analog converter circuit having the 
practical high resolution applications. In addition, the circuit greater resolution. Thus, for example, if the digital repre- 
can be implemented as a comparator circuit for a variety of sentation is subdivided into two portions of 5 bits and 2 bits, 
converter architectures including successive approximation respectively, the maximum number of resistors required 
converters and pipeline converters. would be 2’ or 32 resistors rather than 27 or 128, thereby 
4o substantially reducing the total number of resistors required. 
employed as a subranging circuit effectively subtracts the These and other objects and advantages will be made 
analog of a 7 bit digital representation from the analog input more clear in connection with the following detailed 
signal to produce a residue signal for conversion by another description of the drawings identified below. 
stage. However, the 7 bit digital representation is first BRIEF DESCRIPTION OF THE DRAWINGS 
subdivided into two parts in the illustrated embodiment, the 45 
five most significant bits in one part and the two least 
significant bits in the other part. A first digital-to-analog 
converter converts the five most significant bits to an analog 
signal which-is subtracted from the analog input signal. At 
the same time, the two least significant bits are also con- 50 
also subtracted from the analog input signal such that a 
residue signal is produced representing the difference 
between the analog input signal and the analog of the entire 
7 bit digital representation. Because the digital representa- 55 
tion is subdivided into two or more portions, the resolution 
such that the overall complexity of the circuit is substantially having three different 
reduced as well. Furthermore, because the digital portions FIG. 6 is a schematic diagram of the transconductance 
are converted in parallel, any reduction in speed of the 60 circuits and transimpedance stage for the subranging ampli- 
circuit is minimized. fier of FIG. 3; and 
In the illustrated embodiments, the subranging or com- FIG. 7 is a more detailed schematic diagram of the 
parator circuit comprises a first pair of differential input subranging amplifier of FIG. 6. 
transistors having one input coupled to the analog input 
voltage signal and the other input coupled to the output of 65 
the digital-to-analog converter for the most significant bit 
portion of the digital representation. The output of the first 
between an input signal and an Of a digital To further reduce h e  complexity of the subranging or 
F~~ example, in the illustrated embodiment, the 
FIG. 1 is a schematic representation of an analog-to- 
FIG. 2 is a schematic representation of a typical subrang- 
FIG. is a schematic block diagram of a subranging 
digital converter; 
ing amplifier; 
by a second converter to an signal which is amplifier in accordance with a preferred embodiment of the 
present invention; 
circuit for the subranging amplifier of FIG. 3; 
FIG. 4 is a schematic diagram of a transconductance 
FIG. 5 is a graph depicting the variation of transconduc- 
of each individual digital-to-analog converter is reduced tanCe for a differential Pair type transconductance CkCUit 
Of current sources; 
DETAILED DESCRIPTION OF THE DRAWINGS 
A two stage analog-to-digital converter circuit is indicated 
generally at 10 in FIG. 1. The converter circuit 10 converts 
5,489,904 
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an analog input signal Vi,, provided at an input 12, into a 10 
bit digital representation at a digital output 14. A first stage 
16 of the converter 10 includes a coarse analog-to-digital 
converter 18 which converts the analog input signal Vi,* to 
a coarse digital representation which, in the illustrated 5 
embodiment, comprises the Seven most significant bits 
(MSB) of the find 10 bit digital output. The seven bit Output 
20 of the converter 18 may be conveniently latched in a 7 bit 
output register 22 of the converter 10. The 7 bit output 20 of 
the first stage analog-to-digital COnVertef 18 is AS0 applied 
to a subranging circuit 24 which converts the 7 bit digital 
input to an analog signal which is subtracted from the analog 
input signal Vi, to generate a residue signal at an output 26. 
between the analog input signal and V,, the analog of the 
five most significant bits, as follows: 
(2) 
where g, is the transconductance of the transconductance 
circuit 56. At the Same time, a second digital-to-analog 
circuit 58 converts the two least significant bits 
provided at a digital input 60 to an analog voltage signal v, 
which is a function of the two least significant bits as 
fo~lows: 
S, = g, Vi, - . X a; 2' V,, ( r=l 5 ,  
I (3) 
V, = VRO + C a, 2-' Vrej 
a fine analog-to-digital con- 15 where V,, is an internal reference voltage provided by the 
a second transconductance circuit 64 is coupled to the output 
The residue signal is then applied to a second stage 28 of the 
converter which 
representation outputted at a 
i=6 
verter 30 which converts the residue signal to a 3 bit digital second digital to analog converter 58. ne inverting input of 
three bits are the least significant bits of the 10 bit digital 62 of the converter 58, which transfoms the analog voltage 
representation and may be latched in a 3 bit register34 ofthe signal V, (after subtracting out the reference voltage VRo) to 
digital output 14. Hence, the 7 bit output of the converter 18 2o a negative analog current signal s, which is also a function 
may be combined with the 3 bit output of the converter 30 of the 
to provide all 10 bits of the digital conversion. 
I (4) FIG. 2 shows a typical prior art subranging amplifier 
circuit which is indicated generally at 40. The amplifier 
circuit 40 includes a digital to analog converter circuit 42 25 where g, is the transconductance of the second transcon- 
which converts the 7 bit digital output of a prior stage to an ductance circuit 64. The analog current signal s, of the two 
analog signal v,. A gain stage circuit 46 amplifies the least significant bits is then subtracted from the analog 
difference of the analog input signal Vin and the analog current difference signal S, provided by the transconduc- 
signal v, to Produce an amplified analog residue signal tance circuit 56 at a summing junction 65, to produce the 
which may be applied to a subsequent analog-to-digital 30 final current difference signal S, as follows: 
converter stage as described above. 
(5) As previously mentioned, various attempts have been 
made to simplify the digital-to-analog converter portion of 
the subranging amplifier circuit. However, many of these In the illustrated embodiment, the final current difference 
prior approaches have substantially slowed the conversion 35 signal S is amplified by a transimpedance stage 66 to 
process or have required substantially increased power, or produce The amplified residue signal. 
both. FTG. 3 illustrates the subranging amplifier circuit 24 of It is seen from the above that the analogs V, and V, of 
FIG. 1 in accordance with a preferred embodiment Of the both the five most significant bits and the two least signifi- 
present invention, which substantially reduces the complex- cant bits, respectively, of the Seven most significant bits are 
ity of prior subranging circuits without a substantial Sacrifice 40 generated separately and then effectively subtracted from the 
in speed or increased power consumption. This is achieved malog input signal vin to produce the residue signal. 
by, in the illustrated embodiment, subdividing the digital Because the input to the digital-to-analog converter 50 has 
representation to be converted into two or more parts and a resolution of 5 bits, the digital-to-analog converter 50 may 
separately subtracting from the analog input signal, analogs have as few as 25 or 32 switches. Similarly, the digital-to- 
of each of the individual digital portions. For example, in the 45 analog converter 58 having a digital input of 2 bits, may 
illustrated embodiment, the subranging circuit 24 effectively have as few as 2, or 4 switches. Thus, the total number of 
subtracts the andog of the 7 bit digital representation (the switches utilized for the two digital-to-analog converters 50 
coarse bits) provided by the coarse converter 18, from and 58 may be reduced to as few as 36 switches ( 3 2 4 )  
the analog input signal V,, to produce a residue signal for instead of requiring as many as 28 or 128 switches. In this 
conversion by the fine A/D converter 30. However, the 7 bit 50 manner, by subdividing the digital representation to be 
digital representation is first subdivided by the subranging converted into two or more portions, the resolution of each 
circuit 24, into two pXtS in the illustrated embodiment, the individual converter may be reduced such that the overall 
five most significant bits in one part and the two least complexity of the circuit can be substantially reduced as 
significant bits in the other Part. A first digital-to-analog well. It should be recognized that conventional techniques 
Comwter 50 ofthe subranging amplifier 24 converts the five 55 may be applied to each of the individual converters 50 and 
most significant bits at a digital input 52 to an analog Voltage 58 to further reduce their complexity. 
signal V, which is a function of the five most significant bits Equation (5 )  above points to another important aspect of 
as follows: the present invention. The subtraction in the above equation 
(in AID converters) limits the maximum differential voltage 
60 V, at the inputs of the first transconductance circuit 56 to 
2.' V, (where j is the number of bits applied to the first 
where V, is the reference voltage applied to the digital to digital to analog converter 50). For many transconductance 
analog converter 50. The analog signal V, provided at an circuits the transconductance g, itself is a function of the 
analog output 54 is coupled to the inverting input of a differential input voltage. As a consequence, the larger the 
transconductance circuit 56 which subtracts it from the 65 differential voltage, the larger the error of g,. In the illus- 
analog input voltage signal Vi, to produce an intermediate trated embodiment, this error is substantially reduced, first 
current signal S, which is a function of the difference because of the above-mentioned limit on the maximum 
bit digital output 32. These 
least significant bits as fo~~ows:  
S2 = g, Z ai 2-' V , e ~  
i=6 
S, = g, ( vin - i3 a, 2-i vrej 
5 
i=l 
Vs = Z ai 2-' Vrej 
7 8 
differential input voltage, V,, and second because the 
second transconductance circuit 64 creates a corresponding 
error which is subtracted from the error of the output of the 
first transconductance circuit 56 at summing junction 65. 
Refemng now to FIG. 4, a transconductance circuit in 
accordance with a preferred embodiment of the present 
invention is indicated generally at 56. The transconductance 
circuit 56 includes a pair of differential MOS input transis- 
tors 70 and 72, the inputs of which are coupled to the analog 
input signals Vi,, and V,, respectively. 
Input differential pairs typically utilize a cascode "tail" 
current source to reduce the variation of the current in the 
input differential pair as a result of common-mode voltage 
change. However, this reduction in variation of current in 
IDP devices does not result in the over-drive voltage (the 
difference between the gate to source voltage V,, and the 
threshold voltage V,) of pair devices being fixed as well, as 
can be seen from the following equation: 
Thus, if the drain to source voltage V, rises, the overdrive 
voltage (Vgs-Vl) will drop. This is due to channel length 
modulation of the pair devices. Thus, the transconductance 
g, of the input differential pair, typically varies with the 
common-mode signal through the variation of the over-drive 
(V,-V,) of the pair devices as: 
As shown in FIG. 3 above, the transconductance circuits 
56 and 64 receive two different input voltages V, and V,. 
Hence, the common-mode voltages of the two transconduc- 
tance circuits 56 and 64 will usually differ significantly. It 
will be appreciated that variation in the transconductance of 
each transconductance circuit as a function of common- 
mode voltage changes could lead to erroneous results. 
In accordance with another aspect of the present inven- 
tion, a current source 74 coupled to the sources of the input 
transistors 70 and 72 of the transconductance circuit 56 is 
implemented with a single MOS transistor having the same 
channel length as the differential pair transistors 70 and 72 
which are placed in a floating well. It has been found that 
this arrangement substantially reduces variation in the 
transconductance g, of the input differential pair as a 
function of common-mode voltage. As the common-mode 
voltage increases, the drain to source voltage V, of the input 
differential pair devices 70 and 72 decreases. Because the 
outputs of the differential input transistors 70 and 72 are 
coupled to low impedance nodes, the voltage across the 
transconductance circuit 56 is relatively independent of 
changes in common-mode voltage V,. As a consequence, 
as the common-mode voltage increases and the drain to 
source voltage V, of the differential input pair devices 70 
and 72 decreases, the drain to source voltage V', of the 
current source transistor 74 increases. As the current of the 
source device 74 and pair devices 70, 72 change with the 
common-mode voltage V,,, so does the over-drive voltage 
(Vgs-V,) of the pair devices. Because the single device 
current source transistor 74 has the same channel length as 
the differential input transistors 70 and 72, these two effects 
tend to compensate each other such that variation in the 
transconductance g, is substantially reduced. The transcon- 
ductance circuit 64 is implemented in a similar fashion. 
FIG. 5 is a graph depicting the variation of the transcon- 
ductance of a PMOS input differential pair (IDP) as a 
function of three different tvues of current sources. Line A 
5,489,904 
indicates that the transcondukmce of a MOS input differ- U I  " 211 
ential pair having an ideal current source increases linearly 
with the common-mode voltage signal. The variation in 
transconductance for an input differential pair is similar for 
a pair utilizing a cascode current source as indicated at line 
5 B, but the transconductance falls off at a common-mode 
signal of approximately 2.2 volts for that specific circuit. 
The specific fall off voltage will vary depending upon the 
particular design. In contrast, line C indicates that the 
transconductance of a MOS input differential pair having a 
io matched-length single device current source as described 
above is relatively independent of changes in common-mode 
voltage. 
FIG. 6 depicts the interconnection of the transconduc- 
tance circuits 56 and 64 in greater detail. As previously 
15 mentioned, the transconductance circuit 56 includes a pair of 
input differential MOS transistors 70 and 72, the sources of 
which are coupled to a single MOS transistor current source 
74. Similarly, the transconductance circuit 64 includes a pair 
of differential input MOS transistors 80 and 82, the sources 
20 of which are coupled to a single MOS transistor current 
source 84. The drains of the input transistors 70 and 82 of the 
transconductance circuits 56 and 64, respectively, are con- 
nected to a common output node 86 of the summing junction 
65 and the drains of the input transistors 72 and 80 of the 
25 transconductance circuits 56 and 64, respectively, are 
coupled to a second common output node 88 of the summing 
junction 65. The currents drawn from the output nodes 86 
and 88 by the differential input transistors 70 and 72 will 
vary in accordance with the voltage difference between the 
30 analog input signal Vi" and the analog voltage V, of the five 
most significant bits. For example, if the input voltage Vi,, is 
greater than that of the input voltage V,, the current carried 
by the input transistor 70 will increase and the current 
carried by the input transistor 72 will decrease, a corre- 
35 sponding amount. Thus, the change in currents at the nodes 
86 and 88 is a function of the difference between the input 
voltages Vi,, and V,. In this manner, the transconductance 
circuit 56 "subtracts" the analog value V, of the five most 
significant bits from the analog input signal V,. 
Similarly, the currents drawn from the same output nodes 
86 and 88 by the differential input transistors 80 and 82 are 
also a function of the difference in voltage between the 
voltage inputs V, and V,, which difference is the analog 
value of the two least significant bits. In this manner, the 
45 analog value (V,-VRo) Of the two least significant bits is 
also "subtracted" from the analog input signal Vi,,. 
Because conversion of the 7 bit input to the subranging 
circuit 24 has been separated to produce two separate analog 
values, V, and V,, the common-mode voltages applied to 
50 the transconductance circuit 56 and the transconductance 
circuit 64 are not necessarily the same. Hence, variation in 
transconductance of the input differential pairs as a function 
of common-mode voltage could lead to erroneous results. 
However, by providing single transistor current sources for 
55 each input differential pair as described above, variation in 
transconductance as a function of common-mode voltage 
has been substantially reduced or eliminated. 
FIG. 7 shows the subranging circuit 24 in still greater 
detail which is preferably implemented with a 2 micron 
60 digital CMOS process for the illustrated embodiment. The 5 
40 
bit digital-to-analog converter 50 of the subranging circuit 
24 includes a string of 32 resistors R,-R,,. The constant 
current source 100 provides a constant current through the 
resistor string such that the resistor string provides thirty-one 
65 incremental reference voltages (in increments of VRe/32) at 
voltage taps between adjacent resistors. Associated with 
each voltage taD is one of thirtv-two switches. Sn-S,, . which 
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couples the associated incremental reference voltage to the 
input of the transistor 72 of the transconductance circuit 56. 
The switches S,-S, are operated by a decoder circuit (not 
shown) which closes one of the thirty-two switches in 
accordance with the values of the 5 bits of the digital input 
of the digital-to-analog converter 50. Thus, in response to a 
digital input of OOOOI, switch 1 is closed such that the 
smallest incremental voltage is coupled to the input V, of the 
input transistor 72. Alternatively, a digital input of 11111 
results in the switch S, ,  being closed thereby coupling the 
largest incremental reference voltage to the analog input V, 
of the input transistor 72. In this manner, the digital input is 
converted to a corresponding analog signal V,. 
The output nodes 86 and 84 of the transconductance 
circuits 56 and 64 are coupled to the transimpedance stage 
90 which includes two strings of biasing transistors 102 and 
current sources 104 coupled by a load resistor 106. A latch 
circuit 108 may be coupled across the transimpedance 
strings if it is desired to use the subranging circuit 24 as a 
comparator. 
In accordance with another aspect of the present inven- 
tion, the transistor sizes of the second transconductance 
circuit 64 are scaled relative to the transistor sizes of the 
transconductance circuit 56 such that a portion of the same 
resistor string R,-R,, may be used for a second digital-to- 
analog converter 58' resulting in a substantial reduction in 
the total number of required resistors. More specifically, a 7 
bit Rash digital-to-analog converter typically requires Z7 or 
128 resistors to provide 128 incremental voltages. As set 
forth above, the digital-to-analog converter 50 for convert- 
ing a 5 bit digital input provides 2, or 32 incremental 
voltages. The digital-to-analog converter 58 of FIG. 3 con- 
verts a 2 bit input and provides 4 incremental voltages in 
response. However, because the bits converted by the digi- 
tal-to-analog converter 58 of FIG. 3 are the two least 
significant bits and the 5 bits converted by the digital-to- 
analog converter 50 are the five most significant bits, the 
voltage increments provided by the digital-to-analog con- 
verter 50 are four times greater than that of the voltage 
increments of the digital-to-analog converter 58 of FIG. 3. 
On the other hand, if the converters 50 and 58' of FIG. 7 use 
the same resistor string R,-R,,, the increments of voltage of 
the second digital-to-analog converter 58' are the same as 
those of the first digital-to-analog converter 50, that is, 
V,,/32. This increment of voltage is four times that of the 
digital-to-analog converter 58 of FIG. 3. 
In order for the second digital-to-analog converter 58' of 
FIG. 7 to use the same resistor string as that of the digital- 
to-analog converter 50, the transistor devices 80,82 and 84 
of the second transconductance circuit 64 are scaled to have 
a width and therefore a transconductance one-fourth that of 
the transistor devices 70,72 and 74 of the transconductance 
circuit 56. In this manner, the increased size of the incre- 
ments of voltage of the second converter 58' is effectively 
compensated. However, the channel lengths of each of the 
transistor devices 70, 72 and 74, 80, 82 and 84 are all the 
same so as to reduce transconductance variation as a func- 
tion of common-mode voltage, as described above. Such an 
arrangement of resistor sharing not only saves area, but also 
increases the probability of achieving a higher degree of 
precision matching in the resistor string. 
In the illustrated embodiment, the digital-to-analog con- 
verter circuit 58' of FIG. 7 uses the four resistors R,,-R,, of 
the resistor string of the converter 50, to provide the nec- 
essary four incremental reference voltages for converting the 
two least significant bits to the analog signal V,. The 
converter circuit 58' has four switches, &- K,, each of 
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which are coupled to the associated tap of the resistor string 
R16-Rlg. One of the switches &-K, is closed, depending 
upon the values of the 2 bit digital input to the converter 58. 
Upon closing of the one of the switches &-K,, the appro- 
5 priate incremental reference voltage V, is coupled to the 
input of the differential input transistor 80 of the transcon- 
ductance circuit 64. The input of the other differential input 
transistor 82 is coupled to the mid-point reference voltage 
V, of the resistor string R,-R,,. 
It should be appreciated that other arrangements are also 
lo possible. For example, if the resistor string 50 has sixty-four 
resistors so as to provide sixty-four incremental reference 
voltages, the transistor devices of the transconductance 
circuit 64 may be scaled to have a width one-half that of the 
transistor devices of the transconductancc circuit 56. Thus, 
l5 it is seen that for a subranging circuit for converting h bits 
and having a resistor string of 2' resistors where j S h ,  the 
transistor devices of the transconductance circuit 64 will be 
scaled to have a width which is the fraction Y12" of the width 
of the transistors of the transconductance circuit 56. 
Also, rather than dividing the 7 bit digital input to the 
subranging circuit into a 5 bit most significant bit digital 
input and a 2 bit least significant bit input, other subdivisions 
are possible as well such as, for example, a 4 bit most 
significant bit input and a 3 bit least significant bit input. Still 
25 further, the digital input may be subdivided into more than 
two groups. For example, the digital input to the subranging 
circuit may be divided into a 3 bit most significant bit input, 
a 2 bit intermediate significant bit input and a 2 bit least 
significant bit input. 
In the case of a bipolar implementation, the differential 
pairs can include degeneration resistors or other elements. 
Also, a bipolar implementation can utilize single device 
sources as well as other sources. 
Further arrangements of the digital-to-analog converters 
and the transconductance circuits are also possible. For 
example, the subranging and comparator circuits of the 
present invention are fully applicable to successive-approxi- 
mation converters and pipeline converters as well as the 
multi-step converter of the illustrated embodiment. Also, the 
4o functions to which the digital representations are trans- 
formed may also vary. 
It is seen from the above that the present invention 
provides a unique method of implementing the digital-to- 
analog converters of subranging stages and comparators in 
a manner which significantly reduces the complexity of the 
circuits without incumng a substantial penalty in either 
speed or increased current consumption. It will, of course, be 
understood that further modifications of the present inven- 
tion, in its various aspects, will be apparent to those skilled 
5o in the art, some being apparent only after study and other 
being merely matters of routine electronic design. For 
example, a transistor technology other than CMOS may be 
substituted. Other embodiments are also possible, their 
specific designs depending upon the particular application. 
As such, the scope of the invention should not be limited by 
the particular embodiments herein described but should be 
only defined by the appended claims and equivalents 
thereof. 
20 
3o 
35 
45 
55 
I claim: 
1. An analog to digital converter for converting an analog 
input voltage signal to a digital representation, comprising: 
a first digital to analog converter for converting a first 
plurality of bits to a first analog voltage signal; 
a first pair of differential input transistors having a pair of 
inputs coupled to the first analog voltage signal and the 
analog input voltage signal to produce a first analog 
difference signal; 
60 . 
65 
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a second digital to analog converter for converting a 
second plurality of bits to a second analog voltage 
signal; and 
a second pair of differential input transistors having a pair 
of inputs coupled to the second analog voltage signal 
and a reference voltage signal to produce a second 
analog difference signal; 
a coupler circuit for coupling the first and second analog 
difference signals to produce an analog residual signal; 
and 
a residual converter for converting the residual analog 
signal to a digital representation. 
2. The converter of claim 1 wherein each transistor of the 
pairs of differential input transistors are MOS transistors and 
the channel width of transistors of the second pair is scaled 
relative to the channel width of the first pair. 
3. The converter of claim 1 wherein the transistors are 
MOS transistors and each pair of differential input transis- 
tors has a single MOS transistor current source providing 
current to the associated pair. 
4. The converter of claim 3 wherein each transistor of the 
pairs of differential input transistors and associated current 
sources has the same channel length. 
5. The converter of claim 3 wherein the channel width of 
the transistors of the second pair and its associated same 
channel length current source is scaled relative to the 
channel width of the transistors of the first pair and its 
associated same channel length current source. 
6.  An analog to digital converter for converting an analog 
input voltage signal to a digital representation of h bits, 
comprising: 
a first digital to analog converter for converting a first 
plurality of bits to a first analog voltage signal, said first 
converter comprising a string k of resistors connected 
in series, wherein k is less than 2h; 
a first pair of differential input MOS transistors having a 
pair of inputs coupled to the first analog voltage signal 
and the analog input voltage signal, respectively, to 
produce a first analog difference signal; 
a second digital to analog converter for converting a 
second plurality of bits to a second analog voltage 
signal, said second converter comprising at least a 
portion of the string of series-connected resistors of the 
first converter; and 
a second pair of differential input MOS transistors having 
a pair of inputs coupled to the second analog voltage 
signal and a tap point of the string of series-connected 
resistors of the first converter, respectively, to produce 
a second analog difference signal, said second pair of 
differential input transistors being scaled in size relative 
to the first pair of differential input transistors so that 
the second pair has a transconductance g, which is a 
fraction of the transconductance of the first pair; 
a coupler circuit for coupling the first and second analog 
difference signals to produce an analog residual signal; 
and 
a residual converter for converting the residual analog 
signal to a digital representation. 
7. The converter of claim 6 wherein the transconductance 
g, of the second pair is a fraction lh, wherein n is an 
integer, of the transconductance of the first pair. 
8. The converter of claim 6 wherein the first plurality of 
bits equals j bits and the string of k resistors does not exceed 
2' resistors. 
9. The converter of claim 8 wherein the transconductance 
g, of the second pair is a fraction ?12h of the transconduc- 
tance of the first pair. 
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10. The converter of claim 6 wherein the first plurality of 
bits equals j bits and the string of k resistors exceeds 2' 
resistors. 
11. An analog to digital converter for converting an analog 
input voltage signal to a digital representation, comprising: 5 
10 
15 
20 
25 
30 
35 
40 
45 
50 
55 
60 
65 
a first analog to digital converter for converting a first 
portion of the analog input signal to a first plurality of 
bits and a second plurality of bits; 
a first digital to analog converter for converting the first 
plurality of bits to a first analog voltage signal; 
a first transconductance circuit for providing a first current 
signal which is a function of the difference between the 
first analog voltage signal and the analog input voltage 
signal; 
a second digital to analog converter for converting the 
second plurality of bits to a second analog voltage 
signal; 
a second transconductance circuit for providing a second 
current signal which is a function of the second analog 
voltage signal; 
an output node for providing a residual current signal 
which is a function of the difference between the first 
and second current signals; and 
a residual converter for converting the residual current 
signal to a digital representation. 
12. A subranging circuit for an analog to digital converter 
for converting an analog input voltage signal to a digital 
representation, comprising: 
a first digital to analog converter for converting a first 
plurality of bits to a first analog voltage signal; 
a first transconductance circuit for providing a first current 
signal which is a function of the difference between the 
first analog voltage signal and the analog input voltage 
signal; 
a second digital to analog converter for converting the 
second plurality of bits to a second analog voltage 
signal; 
a second transconductance circuit for providing a second 
current signal which is a function of the second analog 
voltage signal; and 
an output node for providing a residual current signal 
which is a function of the difference between the first 
and second current signals. 
13. The subranging circuit of claim 12 further comprising 
a transimpedance stage for converting the residual current 
signal to a residual voltage signal. 
14. A comparator for comparing an analog input voltage 
signal to the analog of a digital representation, comprising: 
a first digital to analog converter for converting a first 
plurality of bits to a first analog voltage signal; 
a first transconductance circuit for providing a first current 
signal which is a function of the difference between the 
first analog voltage signal and the analog input voltage 
signal; 
a second digital to analog converter for converting the 
second plurality of bits to a second analog voltage 
signal; 
a second transconductance circuit for providing a second 
current signal which is a function of the second analog 
voltage signal; 
an output node for providing a residual current signal 
which is a function of the difference between the first 
and second current signals; and 
a latch for latching a digital value as a function of the 
residual current signal. 
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15. A circuit for processing an analog input voltage signal 
a first digital to analog converter for converting a first 
plurality of bits to a first analog voltage signal; 
a first pair of differential input transistors having a pair of 
inputs coupled to the first analog voltage signal and the 
analog input voltage signal to produce a first analog 
current signal; 
a second digital to analog converter for converting a 
second plurality of bits to a second analog voltage 
signal; and 
a second pair of differential input transistors having a pair 
of inputs coupled to the second analog voltage signal 
and a reference voltage signal to produce a second 
analog current signal; 
an output circuit for providing an output signal which is 
a function of the difference between the first and second 
analog current signals. 
16. The circuit of claim 15 wherein each transistor of the 
pairs of differential input transistors are MOS transistors and 
the channel width of transistors of the second pair is scaled 
relative to the channel width of the first pair. 
17. The circuit of claim 15 wherein each transistor of the 
pairs of differential input transistors is a MOS transistor and 
each pair of differential input transistors has a single MOS 
transistor current source providing current to the associated 
18. The circuit of claim 17 wherein each transistor of the 
pairs of differential input transistors and associated current 
sources has the same channel length. 
19. The circuit of claim 17 wherein the channel width of 
the transistors of the second pair and its associated same 
channel length current source is scaled relative to the 
channel width of the transistors of the first pair and its 
associated same channel length current 
20. A comparator for comparing an analog input signal to 
a digital representation, comprising: 
a first digital to analog converter for converting a first 
plurality of bits to a first analog signal; 
a first pair of differential input transistors having a pair of 
inputs coupled to the first analog signal and the analog 
input signal to produce a first analog difference signal; 
a second digital to analog converter for converting a 
second plurality of bits to a second analog signal; and 
a second pair of differential input transistors having a pair 
of inputs coupled to the second analog signal and a 
reference signal to produce a second analog difference 
signal; 
a coupler circuit for coupling the first and second analog 
difference signals to produce an analog residual signal; 
and 
a latch that latches to a digital value as a function of the 
residual signal. 
21. The comparator of claim 20 wherein each transistor of 
the pairs of differential input transistors are MOS transistors 
and the channel width of transistors of the second pair is 
scaled relative to the channel width of the first pair. 
22. The comparator of claim 20 wherein each transistor is 
a MOS transistor and each pair of differential input MOS 
transistors has a single transistor current source providing 
current to the associated pair. 
23. The comparator of claim 22 wherein each transistor of 
the pairs of differential input transistors and associated 
current sources has the same channel length. 
24. The comparator of claim 23 wherein the channel 
width of the transistors of the second pair and its associated 
and a digital representation, comprising: 
pair. 
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same channel length current source is scaled relative to the 
channel width of the transistors of the first pair and its 
associated same channel length current source. 
25. An analog to digital converter for converting an 
analog input voltage signal to a digital representation of h 
bits, comprising: 
5 
10 
15 
20 
25 
30 
35 
40 
45 
50 
55 
60 
65 
a first analog to digital converter for converting a portion 
of the analog input voltage signal to a digital represen- 
tation comprising first and second pluralities of bits; 
a first digital to analog converter for converting the first 
plurality of bits to a first analog voltage signal, said first 
converter comprising a string k of resistors connected 
in series, wherein k is less than 2"; 
a first pair of differential input MOS transistors having a 
pair of inputs coupled to the first analog voltage signal 
and the analog input voltage signal, respectively, to 
produce a first analog current signal which is a function 
of the difference between the first analog voltage signal 
and the analog input voltage signal; 
a second digital to analog converter for converting the 
second plurality of bits to a second analog voltage 
signal, said second converter comprising at least a 
portion of the string of series-connected resistors of the 
first converter; and 
a second pair of differential input MOS transistors having 
a pair of inputs coupled to the second analog voltage 
signal and a tap point of the string of series-connected 
resistors of the first converter, respectively, to produce 
a second analog current signal which is a function of 
the second analog input signal, said second pair of 
differential input MOS transistors being scaled in 
transconductance relative to the first pair of differential 
input transistors so that the second pair has a transcon- 
ductance g, which is a fraction of the transconductance 
of the first pair; 
a transimpedance stage coupled to the outputs of the first 
and second pairs of differential input MOS transistors 
to provide a residual voltage signal which is a function 
of the difference between the first and second analog 
current signals; and 
a residual converter for converting the residual analog 
voltage signal to a digital representation. 
26. A processing circuit for processing an analog input 
voltage signal and a digital representation of h bits or more, 
comprising: 
a first digital to analog converter for converting a first 
plurality of bits to a first analog voltage signal, said first 
converter Comprising a string k of resistors connected 
in series, wherein k is less than 2h; 
a first pair of differential input transistors having a pair of 
inputs coupled to the first analog signal and the analog 
input signal, respectively, to produce a first analog 
current signal which is a function of the difference 
between the first analog voltage signal and the analog 
input voltage signal; 
a second digital to analog converter for converting the 
second plurality of bits to a second analog voltage 
signal, said second converter comprising at least a 
portion of the string of series-connected resistors of the 
first converter; and 
a second pair of differential input transistors having a pair 
of inputs coupled to the second analog voltage signal 
and a tap point of the string of series-connected resis- 
tors of the first converter, respectively, to produce a 
second analog current signal which is a function of the 
5,489,904 
15 16 
second analog voltage signal, said second pair of dif- 
ferential input transistors being scaled in transconduc- 
transistors so that the second pair has a transconduc- 
tance g, which is a fraction of the transconductance of 
the first pair. 
27. The processing circuit of claim 26 further comprising: 
a transimpedance stage coupled to the outputs of the first 
and second pairs of differential input transistors to 10 
provide a residual voltage signal which is a function of 
the difference between the first and second analog 
current signals; and 
a latch for providing a digital output as a function of the 
residual voltage signal. 
28. The circuit of claim 26 wherein the transconductance 
g, Of the second pair is a fraction l/n, wherein n is an 
29. The circuit of claim 26 wherein the first plurality of 
bits equals j bits and the string of k resistors does not exceed 
2 resistors. 
tance relative to the first pair of differential input integer, Of the transconductance Of the first Pair. 
30. The circuit of claim 29 wherein the transconductance 
g, of the second pair is a fraction 212h of the transconduc- 
tance of the first pair. 
31. The circuit of claim 26 wherein the first plurality of 
bits equals j bits and the string of k resistors exceeds 2 
resistors. 
32. The circuit of claim 26 wherein the transistors are 
MOS transistors. 
* * * * *  
